平头哥平头哥-AI 芯片PCIE 设计专家-上海
社招全职5年以上技术-芯片地点:上海状态:招聘
任职要求
· Minimum of 5 years of experience on PCIE design for proven silicon. · Familiar with PCIE protocol, including physical layer/data link laye…
登录查看完整任职要求
微信扫码,1秒登录
工作职责
In this role, you will work with software and hardware engineering groups to define the cutting edge of next-generation AI SOC chips for high-performance computing platform in Data Center. · According to SOC architecture, evaluate PCIE subsystem feature requirement include but not limited to PCIE protocol/PPA improvement/SRIOV virtualization etc. · As the PCIE subsystem IP owner, integration and glue logic RTL development for various of complex SOCs, high quality IP deliver with clean Lint/cdc/rdc and timing closure. · Strong problem solving and solution for PCIE design and IP integration, work together with DV owner and Emulation to cover PCIE related features. · Participate in post silicon bring up and PCIE related issue debug.
包括英文材料
相关职位
社招7年以上技术-芯片
1. 参与高速接口系统(PCIe/UCIe/Ethernet等)需求分析及Spec定义 2. 负责高速接口系统微架构定义及设计方案,并完成RTL交付,完成Lint/CDC等质量检查 3. 负责高速接口系统PPA及时序分析和优化 4. 配合上下游完成芯片验证、后端迭代、底软调试、回片测试等工作
更新于 2025-12-31上海
社招5年以上技术-芯片
1. 参与高速接口系统(PCIe/UCIe/Ethernet等)需求分析及Spec定义 2. 负责高速接口系统微架构定义及设计方案,并完成RTL交付,完成Lint/CDC等质量检查 3. 负责高速接口系统PPA及时序分析和优化 4. 配合上下游完成芯片验证、后端迭代、底软调试、回片测试等工作
更新于 2026-01-09上海
社招5年以上技术-芯片
1. 参与高速接口系统(PCIe/UCIe/Ethernet等)需求分析及Spec定义 2. 负责高速接口系统微架构定义及设计方案,并完成RTL交付,完成Lint/CDC等质量检查 3. 负责高速接口系统PPA及时序分析和优化 4. 配合上下游完成芯片验证、后端迭代、底软调试、回片测试等工作
更新于 2026-01-16上海