logo of thead

平头哥平头哥-DFP资深工程师/专家-成都

社招全职5年以上技术-芯片地点:成都状态:招聘

任职要求


·       BS/MS(or higher) of EE or CS with physical design experience;
·       Demonstrated ability in areas of EMIR analysis and signoff convergence;
·       Solid background of low power design implementation for advanced tech node (12/7/5nm);
·       Expertise and in-depth knowledge of industry standard EDA tools such as Innovus/ICC2 and Voltus/Redhawk;
·       Experience with static power verification and UPF is preferred;
·       Knowledge and experience in developing ASIC design flow is preferred. Better to have a strong will for flow automation;
·       System level PI and silicon testing experience is a strong plus;
·       Proficiency in scripting language such as Tcl & Python/Perl.

工作职责


As a member of the DFP (Design For Power) team you will be responsible for developing and defining low power implementation and EMIR signoff methodology of world class chips under most advanced tech node. Your responsibilities may include, but not be limited to:

·       Developing physical design flow which including the construction of power delivery network, building of multi-voltage and power gating design, power aware optimization etc.
·       Defining EMIR signoff methodology at block & chip level, including signoff corner, analysis condition, signoff target and criteria etc. Conducting hotspot/grid weakness study and providing improvement plan
·       Engaging closely with front-end power team on power estimation and fullchip power budgeting
·       Working closely with package/PISI team for system level IR convergence for all analog/digital domains and be the 'go-to' person for cross team deliverables
·       Driving low power design and verification closure by engaging with design/synthesis teams on optimizing chip power structure and power intent to manage physical design risks
·       Working with EDA vendors to resolve tool issues and drive improvements in design convergence and signoff
·       Leading full chip EMIR sign-off, monitor EMIR status and manage risks at each milestone to meet tapeout schedule
·       Driving silicon correlation with a continuous plan to optimize timing/EMIR signoff margin
·       Empowering physical design engineers to create industry leading chips by providing guidelines on PPA improvement plan from DFP perspective
包括英文材料
Node.js+
Python+
Perl+
相关职位

logo of thead
社招5年以上技术-芯片

As a member of the DFP (Design For Power) team you will be responsible for developing and defining low power implementation and EMIR signoff methodology of world class chips under most advanced tech node. Your responsibilities may include, but not be limited to: · Developing physical design flow which including the construction of power delivery network, building of multi-voltage and power gating design, power aware optimization etc. · Defining EMIR signoff methodology at block & chip level, including signoff corner, analysis condition, signoff target and criteria etc. Conducting hotspot/grid weakness study and providing improvement plan · Engaging closely with front-end power team on power estimation and fullchip power budgeting · Working closely with package/PISI team for system level IR convergence for all analog/digital domains and be the 'go-to' person for cross team deliverables · Driving low power design and verification closure by engaging with design/synthesis teams on optimizing chip power structure and power intent to manage physical design risks · Working with EDA vendors to resolve tool issues and drive improvements in design convergence and signoff · Leading full chip EMIR sign-off, monitor EMIR status and manage risks at each milestone to meet tapeout schedule · Driving silicon correlation with a continuous plan to optimize timing/EMIR signoff margin · Empowering physical design engineers to create industry leading chips by providing guidelines on PPA improvement plan from DFP perspective

更新于 2025-08-25
logo of thead
社招5年以上技术-芯片

As a member of the DFP (Design For Power) team you will be responsible for developing and defining low power implementation and EMIR signoff methodology of world class chips under most advanced tech node. Your responsibilities may include, but not be limited to: · Developing physical design flow which including the construction of power delivery network, building of multi-voltage and power gating design, power aware optimization etc. · Defining EMIR signoff methodology at block & chip level, including signoff corner, analysis condition, signoff target and criteria etc. Conducting hotspot/grid weakness study and providing improvement plan · Engaging closely with front-end power team on power estimation and fullchip power budgeting · Working closely with package/PISI team for system level IR convergence for all analog/digital domains and be the 'go-to' person for cross team deliverables · Driving low power design and verification closure by engaging with design/synthesis teams on optimizing chip power structure and power intent to manage physical design risks · Working with EDA vendors to resolve tool issues and drive improvements in design convergence and signoff · Leading full chip EMIR sign-off, monitor EMIR status and manage risks at each milestone to meet tapeout schedule · Driving silicon correlation with a continuous plan to optimize timing/EMIR signoff margin · Empowering physical design engineers to create industry leading chips by providing guidelines on PPA improvement plan from DFP perspective

更新于 2025-08-25
logo of cxmt
社招研发技术类

1. Responsible for design floor plan and bump layout of customer SoC and Silicon/Glass/RDL interposer, and escaping trace line to satisfy SerDes trace line for Signal Integrity and Power Integrity against customer's requirement. 2. Responsible for design of daisy chain to satisfy its design of experiment for advanced 2.5D package structure, cost and warpage specification. 3. Responsible for electrical pre-simulation analysis working with off-chip level of package based on RLC and S-parameter extracted how to optimize SoC SerDes with FCBGA and Silicon/Glass/RDL interposer level. 4. Leading design work of DFM (Design For Manufacturing), DFR (Design For Reliability), and DFP (Design For Performance) with adjacent team and variant vendors. 5. Preparation/discussion/confirmation for unit drawing spec with variants carrier, bonding spec, and package of drawing with adjacent team and variant vendors. 6. Understanding result of signal integrity and power integrity from customer and external department, planning and doing DoE to satisfy with package design activity based on co-worked with adjacent team and variant vendors.

更新于 2025-09-19
logo of amazon
社招Account

About the Role As a Manager, Account Management in Retail Business Services (RBS), you will have the exciting opportunity to help shape and deliver on the strategy for managing Amazon vendors. RBS team is looking for a customer centric, driven, and creative people leader to join our team. The role leads a team of Vendor Consultant Managers responsible for managing business growth for some of the most influential Selling Partners (vendors) on Amazon, ensuring Selling Partner satisfaction with the program through a high level of service and operational standards. In this role, you will manage strategic joint business plans for Selling Partners across your team by collaborating with them to explore innovative ways to identify and execute new operational improvement opportunities. You will interface internally with leaders from our Retail and Vendor Services teams and will be responsible for all operational aspects of the vendor’s business with Amazon. Your team will engage directly with multiple internal teams to optimize the product line for key manufacturers (vendors) on Amazon. The candidate thrives in an ambiguous environment where they must develop, implement and iterate data, processes, mechanisms and guardrails to improve the customer experience. Further, the candidate is a business owner who understands the key levers to drive business growth and can operationalize those levers across their team. They have a passion for people leadership and are at their best when they’re building, developing and managing high-performing teams. Your team will utilize a wide range of skills and work across major functional areas such as site merchandising, buying, inventory management, finance, operations and online marketing, to drive the performance of strategic vendor partners at Amazon. In this role you will be focused on the strategic and operational aspects of managing the customer relationships. You will lead the team of Managers that looks into strategic and operational aspects of vendors business with Amazon, root cause analysis of issues and opportunities affecting the vendor’s business. A day in the life Responsibilities Include: · Managing a team of Managers, prioritizing strategic initiatives and provide escalation support as needed. Success will be measured by the performance of your internal teams on input metrics and impact of vendors on creating a great customer experience. Identify, action and/or provide advice on how to improve business input metrics that drive growth and improve end customer experience, in collaboration with other Amazon programs and teams. Manage end to end goal setting for team to align with organizational goals. Build relationships with stakeholders across the portfolio; proactively build joint business plan action items and act as a point of escalation for outstanding issues, questions, and concerns. Act as a thought leader in defining success criteria and understand business needs of Selling Partners in an ever-changing business environment. Contributes to and leads strategic plans and documents for the organization. Leads recruiting and hiring efforts across direct team and broader organization. Manage stakeholders needs and monitor complexity through efficient resource allocation. Drive/monitor stakeholder’s satisfaction survey results to analyze both positive and negative feedback trends. Establish improvement plans and mange expectations with Vendor Consultants as appropriate.

更新于 2025-09-04