logo of amd

AMDPlatform Power Design Engineer

社招全职 Engineering地点:上海状态:招聘

任职要求


We are seeking a talented Platform Power Design Engineer to join our us, focusing on the development of cutting-edge DC-DC power delivery solutions for next-generation motherboard and graphics card platforms. Solving tough technical challenges. A natural problem-solver, meticulous in validation and debugging but also think big-picture to optimize system-level performance. Communicate clearly (in English) and proactively bridge gaps between cross-functional teams, valuing diverse inputs to achieve shared goals. KEY RESPONSIBILITIES: Design, simulate, and optimize high-efficiency DC-DC power solutions (e.g., multi-phase buck converters, VRMs) for battery life and high-performance CPU/GPU platforms. Schematic design, PCB layout reviews, and component selection to meet power delivery requirement (e.g., voltage ripple, transient response, efficiency etc.). Collaborate with cross-functional teams (Arch, EE, thermal, layout, SI/PI etc.) to delivery motherboard reference board and graphics card on time. Conduct PDN(power delivery network) simulation and analysis, ensure power integrity Co-work with multiple stakeholders to ensure signal integrity and thermal compliance for motherboard and graphic card. Validate and debug power solution in the lab using oscilloscopes, e-loads etc. Document test reports, design spec, and best practices for power solution. Stay updated on industry trends in power electronics, energy-efficient technologies.

工作职责


THE ROLE: Join our platform design team in Shanghai at the forefront of powering next-generation computing! You'll dive into the exciting challenge of designing and optimizing cutting-edge DC-DC power solutions (like multi-phase buck converters and VRMs) for high-performance CPU and GPU platforms. Collaborate closely with Architecture, Hardware, Thermal, SI/PI, and Layout experts to deliver innovative motherboard and graphics card reference designs. You’ll own the full lifecycle – from simulation and schematic design to hands-on lab validation and debugging – ensuring power integrity meets rigorous performance standards. Here, you’ll constantly push boundaries in power efficiency, work with advanced tools, solve complex technical puzzles, and see your designs come to life in systems that shape the future of computing.
包括英文材料
PCB+
相关职位

logo of nvidia
社招

• Design responsibility for the creation of new products designed around our GPUs, DPUs and CPUs to cover Graphics, Self-driving platform, Server, and Data center. • The LDE drives every aspect of design execution, initial test and bring-up, manages documentation required to release the product to manufacturing and partners, and is the main interface to the Silicon/Thermal/Mechanical/SI/EMC engineers. • The scope of the LDE role has been carefully tailored to allow these individuals to consistently deliver world class product quality on a SOL schedule, while applying great attention to detail and quality of execution. • Research the new feature/circuits and involve the establishment/discussion of industry standards, then implement them on the next generation product/platform design.

更新于 2025-09-17
logo of amd
社招 Enginee

THE ROLE:  Work closely with MDC/OEM/ODM partners to enable successful deployment of AMD server platforms by augmenting customer solutions with technical collateral, such as application note documentation, user guide on customization and tuning, sample and reference design materials, and debugging/profiling tools Perform bringing up support, as well as debugging on internal and external reference and production designs, and provide solutions to customers Engage directly on key technical topics, issues, architecture discussions, and performance optimizations with customers and internal teams and steer of multi-party discussion to convergence Analytic ability to address technical issues and generate creative solutions On-site support to speed up issue closure to meet overall project schedule

更新于 2025-09-01
logo of liauto
社招汽车研发

1. Responsible for the development of power module electromagnetic and circuit models include Spice model, optimizing power module electrical design, chip selection, and solving difficult problems such as oscillation, current sharing, crosstalk, and circulation current; 2. Responsible for the thermal resistance simulation, flow resistance simulation and various working condition temperature simulations of the power module, and optimizing the thermal design of the power module, completing the development of the electrothermal coupling simulation model of the power module; 3. Leading the power module packaging process simulation such as warpage, thermal mechanical stress, mold flow simulation, optimizing power module design, tooling fixture solution and key process parameters; 4. Aim to find root cause for power module reliability issues using simulation method, and complete lifetime assessment model and DFR for power modules; 5. Leading the continuous optimization of the power module simulation platform, defining a fast, robust, and automated simulation workflow, improving model accuracy based on experimental results, and realizing product virtual design and digital engineering; 6. Responsible for tracking cutting-edge simulation theories and methods for power modules, and using AI and big data methods to accelerate power module design and process development.

logo of thead
社招5年以上技术-芯片

In this role, you will work with software and hardware engineering groups to define the cutting edge of next-generation AI SOC chips for high-performance computing platform in Data Center. * as a design engineer, strong coding skill of system Verilog or Verilog to implement RTL design, develop SOC domain system/interface IP for various SOCs * familiar with ASIC flow to create complex SOCs with advanced methodologies more efficient, participated 3rd party IP integration * strong problem solving and solution for SOC design and IP integration, timing closure, silicon bring up and issue debug * Documents the high-level architecture specification that defines the chip with various sub-systems for the cutting-edge cloud applications. * Works closely with PD, power, system, and verification team to bring up the subsystem

更新于 2025-10-15