logo of nvidia

英伟达Mask Layout Design Engineer - New College Graduate 2026

社招全职地点:上海状态:招聘

任职要求


NVIDIA has continuously reinvented itself over decades. Our invention of the GPU in 1999 sparked the growth of the PC gaming market, redefined modern computer graphics, and revolutionized parallel computing. More recently, GPU deep learning ignited modern AI — the next era of computing. NVIDIA is a “learning machine” that constantly evolves by adapting to new opportunities that are hard to tackle, that only we can pursue, and for that matter to the world. This is our life’s work, to amplify human creativity and intelligence.Are you interested in designing circuits for the next generation of AI chips? Join a team of dedicated engineers developing custom digital IPs. You will have the chance to learn novel low-power and high-performance circuits and you will showcase your layout design talent at the latest and smallest process node at the earliest time. We are now looking for Mask Layout Designers, NCG. If someone who desires to join a dynamic group of diverse individuals responsible for dealing with high-speed digital IP layouts, do not miss this opportunity.
What You'll Be Doing:
• Physical layout of STD cells, ROMs, and compiled RAMs on each most advanced foundry processes with earlier and unstable design environments.
• Work closely with NVIDIA talents to speed up layout production including customized DRC/LVS, and plenty of specific verification development, testing, and debug.

What We Need To See:
• Pursuing MS or PH.D. in MS Microelectronics, Semiconductor Physics or related field.
• You are familiar with Cadence Virtuoso, you're familiar with Siemens Calibre or Synopsis ICV, or similar design and verification tools.
• Experience working across teams and dealing the tasks in parallel.
• Excellent communication, problem-solving, and analytical skills to decompose complex issues and present them clearly and simply.

Ways To Stand Out From The Crowd:
• Knowledge of and experience with advanced FinFET/GAA processes
• Prior design experience involving Standard Cells and/or Memory structures
• Good English written, verbal, and presentation skills
• Scripting ability in SKILL and/or Perl
We are widely considered to be one of the technology world’s most desirable employers. We have some of the most forward-thinking and hardworking people in the world working for us and, due to outstanding growth, our exclusive engineering teams are rapidly growing. If you are a creative and autonomous engineer with a real passion for technology, we want to hear from you.We are an equal opportunity employer and value diversity at our company. We do not discriminate on the basis of race, religion, color, national origin, sex, gender, gender expression, sexual orientation, age, marital status, veteran status, or disability status. We will ensure that individuals with disabilities are provided reasonable accommodation to participate in the job application or interview process, to perform essential job functions, and to receive other benefits and privileges of employment.

工作职责


N/A
包括英文材料
Node.js+
LVS+
Cadence+
Perl+
相关职位

logo of cxmt
社招5年以上研发技术类

1. Frame 布局设计及 marK设计; 2. Kerf rule building; 3. Mask tape-out 流程自动化开发; 4. 提供产品框架图设计的解决方案;

更新于 2025-09-19
logo of cxmt
社招研发技术类

1. Lead the RET solution path findings in advanced nodes of DRAM processes. 2. Maintain and develop new recipes to deliver robust post OPC solutions to the apeout team. 3. Engage with layout/device/integration teams on the DFM/DTCO flow delivery. 4. Trouble shooting with inline defects and provide possible RET/OPC supports. 5. Optimize the RET/OPC flow to improve the TAT and efficiency.

更新于 2025-09-19
logo of ymtc
社招工艺技术类

1. 负责各类项目的tapeout工作, 对半导体物理,器件原理,工艺制造流程,存储电路,layout设计,mask制作,封装,脚本语言都有一定的了解。 2. 负责frame GDR定义,需要和PIE/litho紧密沟通,了解不同工艺对frame设计规则的定义,并实现DRC deck对frame进行有限的验证。 3. tapeout数据处理,需要对客户chip级layout进行dum和LO的数据处理以及和各户进行有效的及时沟通和反馈直到数据准确无误的tapeout。

更新于 2025-02-08
logo of cxmt
社招电路设计类

1. 版图工具的开发; 2. Layout team日常support; 3. 设计团队DBR(Tape-out)的支持以及流程优化;

更新于 2025-09-19