长江存储Digital Design Engineer(J14541)
社招全职地点：上海状态：招聘
工作描述
Qualifications - BS or MS in electric and electronic engineering； - Relevant experience in memory or storage design a plus; - Skills of Verilog RTL coding, simulation debug and base or metal layer ECO; - Hands on experience in EDA tools such as Cadence NC-Sim, Synopsys DC, PT, etc; - Skills of Script and be fami…
登录查看完整工作描述
微信扫码，1秒登录
包括英文材料
Metal+
[英文] Metal
https://developer.apple.com/metal/
Whether you want to build a graphics-intensive app, a cutting-edge game with beautiful visuals, or target demanding compute workloads like machine learning, Metal puts the advanced capabilities of Apple-designed GPUs at your fingertips.
[英文] Metal Tutorial
https://metaltutorial.com/
This tutorial will teach you the basics of Apple's Metal Graphics and Compute API, and help you understand how to program with it in C++ via the metal-cpp library.
https://www.kodeco.com/7475-metal-tutorial-getting-started
In this Metal tutorial, you will learn how to get started with Apple’s 3D graphics API by rendering a simple triangle to the screen.
[英文] learnmetal.com: Home
https://www.learnmetal.com/
Welcome to Learn Metal — an open-source tutorial site focused on learning and mastering Apple’s Metal graphics API.
Cadence+
https://www.youtube.com/user/CadenceDesign
Cadence is a pivotal leader in electronic systems design, building upon more than 30 years of computational software expertise.
还有更多 •••
相关职位
社招5年以上研发技术类
1. 教育背景与专业知识：通信、电子工程或计算机工程专业硕士及以上学历，具备扎实的数字电路设计基础； 2. 专业技能与资格：能使用Verilog HDL完成复杂逻辑设计，能使用综合和时序分析等EDA工
更新于 2026-06-12上海
社招3年以上研发技术类
1.教育背景与专业知识：硕士及以上学历，电子工程、微电子或相关领域； 2.专业技能与资格：熟练使用EDA工具（如Design Compiler、ICC2、PrimeTime、Formality等）完成
更新于 2026-08-06合肥|上海|北京
社招3年以上电路设计类
1. 教育背景与专业知识：硕士及以上学历，微电子、电子工程或相关专业； 2. 专业技能与资格：具备RTL开发能力，能使用Verilog/SystemVerilog完成数字模块的设计与验证，能使用Syn
更新于 2026-06-12合肥|上海|北京
社招 技术
Requirements: - - Be familiar with electrical power system and protection - - Coding development wit
更新于 2026-01-14上海