长鑫存储2.5D封装设计工程师 I 2.5D Package design Engineer(J13468)
社招全职研发技术类地点:上海状态:招聘
任职要求
1. Strong oral and written communication skills in English 2. CAD skills experienced with formal package drawings 3. Knowledge of package substrate technology with cored/coreless multiple layers 4. Knowledge of package wafer level package technology with multiple RDL layers 5. Knowledge of advanced and general package process assembly 6. Knowledge of 2.1/2.3/2.5/3D package structure even included conventional package 7. Allegro package design tool such as APD & SiP skill 8. Sigrity XtractIM, PowerSI, Ansys HFSS modeling skill, and ADS SIPI circuit skill 9. Generation package design rule experienced with co-worked adjacent team 10. Have good communication and teamwork skills with calm office manner 11. Generate advanced package design intellectual property of daisy chain and function package product excluded with copycat 12. Fastest turn-around time of design working to meet package product line up 13. Approaching activity with 5Whys question against problem 14. Define/Measure/Analyze/Improve/Control DMAIC mind
工作职责
1. Responsible for design floor plan and bump layout of customer SoC and Silicon/Glass/RDL interposer, and escaping trace line to satisfy SerDes trace line for Signal Integrity and Power Integrity against customer's requirement. 2. Responsible for design of daisy chain to satisfy its design of experiment for advanced 2.5D package structure, cost and warpage specification. 3. Responsible for electrical pre-simulation analysis working with off-chip level of package based on RLC and S-parameter extracted how to optimize SoC SerDes with FCBGA and Silicon/Glass/RDL interposer level. 4. Leading design work of DFM (Design For Manufacturing), DFR (Design For Reliability), and DFP (Design For Performance) with adjacent team and variant vendors. 5. Preparation/discussion/confirmation for unit drawing spec with variants carrier, bonding spec, and package of drawing with adjacent team and variant vendors. 6. Understanding result of signal integrity and power integrity from customer and external department, planning and doing DoE to satisfy with package design activity based on co-worked with adjacent team and variant vendors.
包括英文材料
Assembly+
https://gpfault.net/posts/asm-tut-0.txt.html
The way I was taught x86 assembly at the university had been completely outdated for many years by the time I had my first class.
https://www.ic.unicamp.br/~pannain/mc404/aulas/pdfs/Art%20Of%20Intel%20x86%20Assembly.pdf
Amazing! You’re actually reading this. That puts you into one of three categories: a student who is being forced to read this stuff for a class.
https://www.youtube.com/watch?v=6S5KRJv-7RU
People over complicate EASY things. Assembly language is one of those things.
https://www.youtube.com/watch?v=gfmRrPjnEw4
Learn assembly language programming with ARMv7 in this beginner's course.
Allegro+
https://www.youtube.com/watch?v=iN5Aaqj1PSE
This video demonstrates how to associate an existing symbol with a part and assign a category to the part in Allegro System Capture.
https://www.youtube.com/watch?v=j03rJseMN94
Create a New Library and Symbol Using the Allegro X System Capture tool in DE-HDL Library mode.
相关职位
社招3年以上研发技术类
1、 负责封装方案评估与实现; 2、 与芯片设计团队,SIPI团队,PCB设计团队协作,优化bumpmap与Ballmap排布。 3、 基于设计规则能独立、高效的完成基板设计工作; 4、 基于设计规则能够独立完成硅中介层(Si-interposer)的设计工作。
更新于 2025-09-19
社招
1、负责芯片封装散热和应力相关封装材料的选取; 2、负责与产品热同事对接,提供封装热模型,对齐TDP条件和系统级散热方案; 3、负责大功率封装和先进封装2.5D, 3D的热仿真建模和分析; 4、负责封装和模组的翘曲应力仿真建模和分析; 5、制定芯片封装热设计规范,并给出产品系统级散热方案的约束要求;
更新于 2024-01-24
社招5年以上智能与信息技术
1.在跨职能团队中定义和开发先进封装解决方案 ①制定设计规则并实现Package layout满足产品要求 ②对封装设计做可行性研究,优化组装工艺和基板制造工艺,优化良率、可靠性、成本以提供更具竞争力的封装方案 ③负责完成package design;review design files with subcon and substrate vendor;生成package simulation model; ④在封装和板级对全芯片和关键IP进行PI/SI分析 ⑤与供应商协同完成批量生产的工艺优化和故障分析 2.与Foundry、PE、TE和QA团队合作进行芯片Bring Up和验证 3.封装工作流程、工具、方法论建设。包括封装设计流程建设、EDA工具Setup等