logo of thead

平头哥平头哥-DFT设计/DFT CAD开发资深工程师/专家-上海

社招全职5年以上技术-芯片地点:上海状态:招聘

任职要求


7+ years for Bachelor or 5+ years for master degree experience in DFT design and verification, test pattern development
 
KEY KNOWLEDGE, SKILLS AND ABILITIES REQUIRED
- Good Knowledge of Scan/ATPG, MBIST and boundary scan and other DFT techniques
- Good Knowledge of industry DFT tools like DFTMax, TetraMax ,TestKompress, FastScan, Tessent Mbist, SMS etc
- Good knowledge of digital SoC/ASIC desig…
登录查看完整任职要求
微信扫码,1秒登录

工作职责


The candidate is expected to be responsible for following tasks:
- Participate in complex Chip DFT/DFD feature and architecture definition
- Implement DFT function including SCAN, Boundary SCAN, MBIST, Analog Macro test logic
- Generate DFT related timing constraints and work for timing closure
- Develop and verify high coverage and cost effective test patterns for the production test
- Design, implement and verify other DFX (debug, characterization, yield etc) feature
- Evaluate and establish the advanced DFT/DFD tools and flow as DFT CAD
包括英文材料
SOC+
脚本+
还有更多 •••
相关职位

logo of thead
社招5年以上技术-芯片

The candidate is expected to be responsible for following tasks: - Participate in complex Chip DFT/DFD feature and architecture definition - Implement DFT function including SCAN, Boundary SCAN, MBIST, Analog Macro test logic - Generate DFT related timing constraints and work for timing closure - Develop and verify high coverage and cost effective test patterns for the production test - Design, implement and verify other DFX (debug, characterization, yield etc) feature - Evaluate and establish the advanced DFT/DFD tools and flow as DFT CAD

更新于 2025-12-31成都
logo of thead
社招5年以上技术-芯片

The candidate is expected to be responsible for following tasks: - Participate in complex Chip DFT/DFD feature and architecture definition - Implement DFT function including SCAN, Boundary SCAN, MBIST, Analog Macro test logic - Generate DFT related timing constraints and work for timing closure - Develop and verify high coverage and cost effective test patterns for the production test - Design, implement and verify other DFX (debug, characterization, yield etc) feature - Evaluate and establish the advanced DFT/DFD tools and flow as DFT CAD

更新于 2025-11-17深圳
logo of thead
社招5年以上技术-芯片

The candidate is expected to be responsible for following tasks: - Participate in complex Chip DFT/DFD feature and architecture definition - Implement DFT function including SCAN, Boundary SCAN, MBIST, Analog Macro test logic - Generate DFT related timing constraints and work for timing closure - Develop and verify high coverage and cost effective test patterns for the production test - Design, implement and verify other DFX (debug, characterization, yield etc) feature - Evaluate and establish the advanced DFT/DFD tools and flow as DFT CAD

更新于 2026-03-23北京
logo of aliyun
社招8年以上云智能集团

1.做为业务子系统的负责人,进行方案设计和代码开发 2.配合上下游进行,进行架构、设计、验证 等各领域的工作,确保高质量交付 3.配合中后端团队解决子系统时序和中后端问题

更新于 2025-07-22北京|杭州