logo of thead

平头哥平头哥-DFT设计/DFT CAD开发资深工程师/专家-上海

社招全职5年以上技术-芯片地点:上海状态:招聘

任职要求


7+ years for Bachelor or 5+ years for master degree experience in DFT design and verification, test pattern development
 
KEY KNOWLEDGE, SKILLS AND ABILITIES REQUIRED
- Good Knowledge of Scan/ATPG, MBIST and boundary scan and other DFT techniques
- Good Knowledge of industry DFT tools like DFTMax, TetraMax ,TestKompress, FastScan, Tessent Mbist, SMS etc
- Good knowledge of digital SoC/ASIC design, including STA, verification and RTL coding
- Proficient in hardware description languages such as Verilog, System Verilog and VHDL
- Good Knowledge of script language, such as Tcl, Python, Perl and DFT platform development skill is good plus for DFT CAD function
- Good English hearing, speaking, reading and writing capabilities
- Strong commitment to schedule and work quality, good team player

工作职责


The candidate is expected to be responsible for following tasks:
- Participate in complex Chip DFT/DFD feature and architecture definition
- Implement DFT function including SCAN, Boundary SCAN, MBIST, Analog Macro test logic
- Generate DFT related timing constraints and work for timing closure
- Develop and verify high coverage and cost effective test patterns for the production test
- Design, implement and verify other DFX (debug, characterization, yield etc) feature
- Evaluate and establish the advanced DFT/DFD tools and flow as DFT CAD
包括英文材料
SOC+
脚本+
Python+
Perl+
相关职位

logo of thead
社招5年以上技术-芯片

The candidate is expected to be responsible for following tasks: - Participate in complex Chip DFT/DFD feature and architecture definition - Implement DFT function including SCAN, Boundary SCAN, MBIST, Analog Macro test logic - Generate DFT related timing constraints and work for timing closure - Develop and verify high coverage and cost effective test patterns for the production test - Design, implement and verify other DFX (debug, characterization, yield etc) feature - Evaluate and establish the advanced DFT/DFD tools and flow as DFT CAD

更新于 2025-09-26
logo of thead
社招5年以上技术-芯片

The candidate is expected to be responsible for following tasks: - Participate in complex Chip DFT/DFD feature and architecture definition - Implement DFT function including SCAN, Boundary SCAN, MBIST, Analog Macro test logic - Generate DFT related timing constraints and work for timing closure - Develop and verify high coverage and cost effective test patterns for the production test - Design, implement and verify other DFX (debug, characterization, yield etc) feature - Evaluate and establish the advanced DFT/DFD tools and flow as DFT CAD

更新于 2025-09-26
logo of baidu
社招3年以上ACG

-负责制定SOC/ASIC芯片的DFT设计方案和测试方案 -负责DFT电路的实现和验证,优化DFT设计流程,包括MBIST、SCAN、Boundary Scan以及其它可测试性电路设计 -pattern生成和仿真,优化测试覆盖率 -协助团队完成整个芯片的sign-off -与ATE测试团队配合快速解决调试过程中的问题,协助完成测试failure的分析和良率提升,顺利实现芯片量产测试

更新于 2025-03-31
logo of mi
社招A104846

1.完成SOC芯片DFT设计工作,Bist,Jtag,Scan,ATPG等 2.完成DFT方案,设计,仿真,时序分析等 3.负责芯片投片前各项signoff检查 4.参与先进工艺的导入,诊断良率问题,催熟工艺达成量产目标

更新于 2024-11-25