英伟达ASIC TOP Floorplan Design Engineer
社招全职地点:上海状态:招聘
工作描述
任职要求 • Masters Degree in Electrical Engineering, Computer Science, or Computer Engineering or equivalent work experience. • At least 3+ years of relevant work experience. • A deep hardware engineering background with a concentration in VLSI and/or Computer Architecture. • Experience in Verilog, System Verilog or similar HVL. • Experience with CAD and physical design methodologies (flow and tool development), chip floorplan, power/clock distribution, pac…
登录查看完整工作描述
微信扫码,1秒登录
包括英文材料
R+
[英文] R Tutorial
https://www.w3schools.com/r/
R is often used for statistical computing and graphical presentation to analyze and visualize data.
Python+
https://liaoxuefeng.com/books/python/introduction/index.html
中文,免费,零起点,完整示例,基于最新的Python 3版本。
https://www.learnpython.org/
a free interactive Python tutorial for people who want to learn Python, fast.
https://www.youtube.com/watch?v=K5KVEU3aaeQ
Master Python from scratch 🚀 No fluff—just clear, practical coding skills to kickstart your journey!
https://www.youtube.com/watch?v=rfscVS0vtbw
This course will give you a full introduction into all of the core concepts in python.
还有更多 •••
相关职位
社招
• Master’s degree in electrical engineering, Computer Science, or Computer Engineering and 1+ ye
更新于 2026-08-04上海
社招
• BS / MS in electrical / computer engineering and related with 2+ years of ASIC verification ex
更新于 2026-06-22上海
社招
• MS in EE, CS or Microelectronics with 1+ year experience is preferred • Project experience in
更新于 2026-06-25上海