logo of cxmt

长鑫存储CAD工程师/专家-CAD Engineer/Expert(J18373)

社招全职电路设计类地点:上海 | 合肥状态:招聘

任职要求


1. 教育背景与专业知识:本科及以上学历,电子工程、微电子或相关专业;
2. 行业与专业经验:具备前端定制设计和仿真经验,熟悉全定制设计流程;
3. 专业技能与资格:具备Perl、Python、Tcl、Shell等编程能力,能使用脚本…
登录查看完整任职要求
微信扫码,1秒登录

工作职责


1. 电路设计与仿真支持:为电路设计团队提供EDA工具与仿真环境的技术支持,解决设计流程中的配置、运行及结果分析问题;
2. 全定制设计环境维护与优化:负责全定制设计环境的搭建、维护与优化,包括工艺库管理、仿真设置及PDK集成,确保设计团队高效开展工作;
3. 自动化脚本开发与流程优化:根据设计团队需求,开发并维护Perl、Python、Tcl、Shell等自动化脚本,提升设计流程的自动化水平与工作效率。
包括英文材料
学历+
Perl+
还有更多 •••
相关职位

logo of cxmt
社招1年以上电路设计类

1. 数字流程环境搭建与优化:负责从RTL到GDS的数字设计流程环境搭建与日常维护,根据用户需求对流程节点进行定制化优化设计; 2. EDA工具技术支持:为数字设计团队提供EDA工具的日常技术支撑,定位并解决流程运行中的工具配置与脚本问题; 3. EDA工具评估与选型:参与数字流程中EDA工具的评估工作,从功能、性能、兼容性等维度输出评估报告,支持选型决策; 4. PPA优化与时序收敛协同:协助数字中后端团队,通过流程调优与脚本开发,推动PPA指标优化与时序收敛; 5. 文档编写与用户培训:针对各工具、流程及平台编写详细的使用文档,并组织用户培训,提升团队整体工具使用能力。

更新于 2026-06-12上海|合肥
logo of thead
社招5年以上技术-芯片

The candidate is expected to be responsible for following tasks: - Participate in complex Chip DFT/DFD feature and architecture definition - Implement DFT function including SCAN, Boundary SCAN, MBIST, Analog Macro test logic - Generate DFT related timing constraints and work for timing closure - Develop and verify high coverage and cost effective test patterns for the production test - Design, implement and verify other DFX (debug, characterization, yield etc) feature - Evaluate and establish the advanced DFT/DFD tools and flow as DFT CAD

更新于 2026-07-13上海
logo of thead
社招5年以上技术-芯片

The candidate is expected to be responsible for following tasks: - Participate in complex Chip DFT/DFD feature and architecture definition - Implement DFT function including SCAN, Boundary SCAN, MBIST, Analog Macro test logic - Generate DFT related timing constraints and work for timing closure - Develop and verify high coverage and cost effective test patterns for the production test - Design, implement and verify other DFX (debug, characterization, yield etc) feature - Evaluate and establish the advanced DFT/DFD tools and flow as DFT CAD

更新于 2026-07-28成都
logo of thead
社招5年以上技术-芯片

The candidate is expected to be responsible for following tasks: - Participate in complex Chip DFT/DFD feature and architecture definition - Implement DFT function including SCAN, Boundary SCAN, MBIST, Analog Macro test logic - Generate DFT related timing constraints and work for timing closure - Develop and verify high coverage and cost effective test patterns for the production test - Design, implement and verify other DFX (debug, characterization, yield etc) feature - Evaluate and establish the advanced DFT/DFD tools and flow as DFT CAD

更新于 2026-07-07北京