平头哥平头哥-芯片可靠性测试验证专家/高级专家-上海
社招全职5年以上技术-芯片地点:上海状态:招聘
任职要求
1.材料学、固态电子学、电子相关专业硕士及以上学历
Master degree or above on material science, solid-State Electronics, and electronics related.
2.3年以上可靠性测试验证经验,熟悉可靠性测试验证工作,包括但不限于环境可靠性实验、老化测试实验等,有可靠性验证方案开发、向量开发、老化测试机台调试经验者优先
3+ years’ experience in reliability testing and verification, familiar with reliability te…登录查看完整任职要求
微信扫码,1秒登录
工作职责
芯片产业进入后摩尔时代,芯片封装解决方案面临诸多挑战。封装的尺寸、结构、散热、BOM材料、制造工艺,共同影响芯片的性能、成本、以及应用可靠性。作为封装工程师,你将致力于业界最高端芯片封装解决方案的设计、开发、制造、测试、验证,失效分析以及技术创新。在这里,你可以了解并获得最先进的芯片封装技术知识及能力,并和业界顶尖的工程师一起,共同开发最先进封装技术,并推动其持续发展。 As IC industry enters the more than Moore era, chip packaging solutions are facing many challenges. Package size, package structure, heat dissipation, BOM material, and manufacturing process all affect chip performance, cost, and application reliability. As a packaging engineer, you will be dedicated to the design, development, manufacture, testing, verification, failure analysis, and technological innovation of the industry's highest-end chip packaging solutions. Here, you can understand and acquire the relevant knowledge and skills of the most advanced chip packaging technology, and work with the industry's top engineers to jointly develop the most advanced packaging technology and promote its continuous development. 工作职责RESPONSIBILITIES: 作为可靠性测试验证工程师,负责IC可靠性测试方案的制定与设计,保证芯片可靠性测试验证的顺利开展以支撑芯片及产品的开发及量产应用 Work as a Reliability Test and Verification Engineer, define reliability solution and its corresponding hardware design, to ensure reliability test and verification tasks to support the development and mass production of chips and products. 负责芯片及产品相关的失效分析、可靠性寿命评估,并针对失效分析结果联合上下游团队提出适当的解决方案 Responsible for failure analysis and reliability life assessment to chips and products, and work with up/down-stream teams to propose appropriate solutions based on failure analysis results 构建并不断完善可靠性测试流程、系统,支撑公司产品交付 Build and continuously improve the reliability test process and system to support the company's product delivery 从效率、成本等角度对可靠性测试方法、方案开展持续改进及优化,保证产品测试质量的基础上,不断提升可靠性测试竞争力 Continuous improvement and optimization of reliability test methods and solutions from the perspectives of efficiency and cost, and continuously improve reliability test competitiveness on the basis of ensuring product test quality. 跟踪行业技术趋势,开展可靠性寿命评估模型及方法的研究,应对新工艺制程、新结构、新材料的挑战 Track on the industry trend, perform research on reliability life assessment models and methodology, to addressing challenge on new process, new structure and new material.
包括英文材料
学历+
相关职位
社招10年以上技术类-开发
1. 负责IC芯片可靠性测试方案的设计与制定,保证芯片可靠性试验的实施 2. 负责芯片及产品的可靠性寿命评估、失效分析,并针对失效结果提出适当的解决方案 3. 负责 DVS/EVS/Vmin/CHAR/Burnin DOE 等程序的方案制定、数据收集及分析、对结果进行评审和改进 4. 参与可靠性硬件设计,芯片筛选和各读点测试,负责输出芯片可靠性测试报告
更新于 2026-06-15北京|上海
校招平头哥秋季202
随着芯片功能日益复杂,芯片功能和性能越来越依赖于底层软件。作为芯片团队的一个重要部分,芯片软件团队致力于在系统层次规范和定义芯片软/硬件接口, 桥接片上模块和设备与上层软件栈,培养和构建芯片生态环境。 你将了解到CPU如何从第一条指令开始,如何通过BIOS一步步引导操作系统,你也将了解到如何将主流深度学习框架,如Tensorflow, 移植到阿里自研的芯片平台,并带来数量级的性能提升。在这里,你将了解到所有你想了解的芯片细节。 同时,参与主流开源模块的移植和开发,如UEFI/Linux/Tensorflow/RISC-V,影响并引领开源模块的发展方向。
更新于 2025-09-24杭州|上海
校招平头哥秋季202
负责模块或全芯片的物理实现,从RTL(或网表)到最终 GDSII的交付。 职责包括但不限于: 构建完整的floorplan,包括pin assignment, partition, power grid等。 制定并验证高性能低功耗时钟网络结构。执行布局和布线到收敛以满足时序,面积和功耗约束。 生成并实施 ECO 以修复timing, noise, EMIR, 以及DRC/LVS违规问题。 参与建立 CAD 和物理设计方法,协助芯片集成的流程开发。
更新于 2025-08-15北京|成都|上海